



IEEE Electronic Components and Technology Conference

ABOUT ECTC CALENDAR

TECHNICAL

TECHNOLOGY CORNER EXHIBITS

AUTHOR INFORMATION LOCATION

PROFESSIONAL DEV. COURSES REGISTRATION

SPONSORS

Abstract Submission

Please print this page out for your records

Your reference ID number is: 436

Your abstract titled Through silicon via (TSV) formation by Metal Assisted Chemical Etching has been successfully submitted for review!

Please use the following information to access your abstract for editing (if necessary):

ID: 436

Password: 04c01a0485 Link: Abstract Edit Page

Thank you Satish Bonam for submitting your abstract to the 65th ECTC. You will be notified of the results of the program selection committee by December 14, 2014. Please contact me for further assistance.

Sincerely,

Henning Braunisch

65th ECTC Program Chair

The abstract and information you submitted appears below:

Password 04c01a0485

Paper Title Through silicon via (TSV) formation by Metal Assisted Chemical Etching

Contact First Name Satish Contact Last (Family) Name Bonam

Contact Company Indian Institute of Technology-Hyderabad

Contact Mailstop

Contact Address Ordinance Factory Estate, Yeddumailaram

Medak, Telangana Contact City

Contact State

Contact Zip/Postal Code 502205 India **Contact Country**

Contact Telephone +91-9908799994 Contact Email ee13p1012@iith.ac.in

Presenter First Name Satish Presenter Last Name **Bonam**

Indian Institute of Technology-Hyderabad Presenter Company

Author 2 First Name Asisa Kumar Author 2 Last Name Panigrahi

Author 2 Company Indian Institute of Technology-Hyderabad

Author 3 First Name Tamal Author 3 Last (Family) Name Ghosh

Author 3 Company Indian Institute of Technology-Hyderabad

Author 4 First Name Siva Rama Krishna

Author 4 Last (Family) Name Vanjari

Author 4 Company Indian Institute of Technology-Hyderabad

Author 5 First Name Shiv Govind Author 5 Last (Family) Name Singh

Author 5 Company Indian Institute of Technology-Hyderabad

Location

Sheraton San Diego Hotel & Marina San Diego, California USA | May 26 - 29, 2015

Nestled at the edge of spectacular San Diego Bay, the Sheraton San Diego Hotel & Marina enjoys panoramic views of the bay and the city skyline, yet is just 10 minutes from renowned attractions including the San Diego Zoo, Old Town and Balboa Park. Dubbed by many as "the only area in the US with perfect weather," San Diego is the oldest port on the West Coast and the sixth-largest city in the United States. Hotel Website

Add a note here for selecting two different committees.

Primary Subcommittee:

Advanced Packaging

Secondary Subcommittee:

Interconnections

Keyword 1:

3D integration

Keyword 2:

TSV

Keyword 3:

interconnect processes

Keyword 4:

substrates

Keyword 5:

reliability

Keyword 6:

None

Student Awards:

IEEE Travel Award

Abstract:

Three dimensional integration circuits (3D IC) with Through silicon via (TSV) technology is the most important technology for scaling down IC dimensions as it reduces the path length, increases I/O lines density thereby increasing speed with minimal power consumption. TSV creation requires relatively high etch rate, anisotropic etch independent of crystal orientation and relatively high smoothness on side walls. These processes are typically costly and requires sophisticated high end equipment like Deep Reactive Ion Etching. In this work an alternative, low cost, robust method of making TSVs is proposed and validated. This method is inspired from Metal assisted chemical etching (MACE) process that is regularly used to produce porous silicon and vertically aligned semiconductor nanowires. The primary advantage of this process is that it is a very simple, well understood wet chemical process devoid of the usage of high end equipment. In MACE process, the material whose nanowires have to be formed is taken as substrate and nanowires are formed using a simple metal assisted catalytic etching process. However complete through etching of the substrate has not been performed and the structure morphology has not been studied or reported. The value addition of such study pertaining to silicon as substrate is enormous as they etched portions can potentially form TSVs. A controlled, vertically aligned TSV through this problem is a solution to one of the major bottlenecks that 3D IC technology is facing which is to achieve highly reliable, repeatable TSVs. This method contains two steps. First, a lithographically patterned noble metal film (Ag, Au, Pt, Pd) is deposited onto silicon substrate. Second, the etching of the silicon is carried out in a solution containing HF and oxidative agent (H2O2). In MACE, holes are generated through redox reactions at the interface of the metal film and the Solution. The metal layer acts as a catalyst for the reduction of oxidative agent. The generated holes are injected into the Silicon substrate directly beneath the metal film and then gets oxidized . The oxidized silicon beneath the metal gets dissolved by the HF leaving the metal in its original form. Consequently the metal film sinks into the formed via. This process can be continued till the desired depth or through hole in Si is achieved. In this work, we report the fabrication of array of circular TSVs having a diameter of 40 micrometer separated by a pitch of 60 micrometer on a (100) P-type silicon wafer (Resistivity: 1-10 ohm-cm). Gold was used as a catalyst and an ultrathin layer of the same is sputtered on the array which is formed using S1813 positive photoresist. TSV formation was carried out in HF and H2O2 etchant. Successful formation of TSVs

was observed. Encouraged by these results, the further characterization and optimization of fine pitch, high

Return to ECTC

